

Valley-Fill Circuit for Power Quality Improvement

Ahteshamul Haque

Department of Electrical Engineering
Jamia Millia Islamia University, New Delhi-25

Abstract

Power factor is an important performance parameter of electric network. This parameter becomes very significant when power electronics circuits are used in different application. Active power factor is one of the method used to improve the power factor but it is very costly. Valley fill circuit is a passive power factor used with power electronic circuit particularly with artificial light application. The objective of this paper is to analyze valley fill circuit with simulation and hardware. Simulation is done by using PSIM simulation software and a prototype hardware is made for comparison

Keywords: Power factor, Valley Fill, Power Electronics, PSIM, Power quality

I. INTRODUCTION

Power factor is an important power quality performance parameter for electrical network. Applications where power electronic circuits are used always faces the danger of poor power quality [1]. Electronic control system [ECS] for artificial lighting is one of the power electronic application [2-3]. Various types of electronic control systems are developed for artificial light sources [4-8]. In some of the ECS active power factor correction technique is used to improve the power factor on AC side [9-11]. The active power factor correction is very effective but very costly. Consumers of developing countries like India needs a low cost solution. Valley fill is a passive power factor correction circuit used extensively in ECS for lighting applications [12-13]. The main aim of this paper is to analyze the working of valley fill circuit. A simulation study is done using PSIM simulation software and hardware prototype is made for comparison with simulation results. The results are compared with and without Valley Fill Circuit and significant improvement is seen in power factor.

II. VALLEY FILL CIRCUIT

The circuit functioning can be summarized as follows, the rectified current charges the capacitor and flows to the load, after the voltage falls below a certain value called as the 'Valley Voltage', the line current does not flow anymore. Instead, the capacitors discharge and provide the load current, thereby ensuring continuity of supply.

The Valley Fill PFC is as follows.




Fig. 1: Valley Fill Circuit diagram

Fig. 1 shows the proposed circuit. The circuit is inserted between the bridge-diode rectifier and the load. After the rectifier, there is the Valley fill circuit consisting of 5 diodes, 4 capacitors, and 2 resistors.

The circuit operation is divided into 5 stages.




Fig. 2: During Stage 1

- 1) Stage 1: The line voltage is slightly higher than the valley-fill voltage (i.e. $V_{C1} + V_{C2}$; $V_{C3} + V_{C4}$ or $V_{C1} + V_{C4}$) and the bridge diodes conduct. Input current flows to the output load directly. (Note: V_{Cx} means voltage across capacitor C_X , for X equals 1, 2, 3 or 4.)
- 2) Stage 2: The line voltage continues to rise and go slightly above the voltage sum, $V_{C1} + V_{C3} + V_{C4}$ or $V_{C1} + V_{C2} + V_{C4}$, the capacitor pair with lower voltage, or smaller capacitance, will be charged up first. If $C_2 > C_3$, charging current will flow through C_1 -D14-R3-C3-C4 until.




Fig. 3: During Stage 2

C_3 voltage is equal to C_2 voltage. Then C_2 and C_3 are charged in parallel. If $C_2 < C_3$, C_2 will charge up first, and if $C_2 = C_3$, they will start charging up at the same time. The input current charges the capacitors as well as flows to the load.

- 3) Stage 3: The input current flows to the load only since all capacitors are fully charged. Unlike the conventional large bulk capacitor for which once it has been fully charged it will stay at the peak input voltage and the input current ceases flowing as the input voltage is decaying, the input current can still flow to the load in this circuit because the valley-fill voltage stays around two-third of the peak input voltage, assuming the capacitance are large enough to hold the output voltage. Thus the conduction time for bridge diodes are lengthened compared to the conventional rectifier.




Fig. 4: Stage 3

- 4) Stage 4: When the input voltage decreases and falls below two-third of the input peak voltage or the voltage that VFPC stays, the input current stops flowing because the bridge diodes are reversed biased. Instead, the capacitors pairs discharge in series to provide the output current. Again, depending on the capacitance of the capacitors pair, the one with smaller capacitance will discharge first.




Fig. 5: Stage 4

- 5) Stage 5: Line voltage changes direction but is lower than the valley-fill voltage. However, input current still flows through the path R1-CIN2-D2. The charging/discharging cycle repeats at the next half line cycle when the input voltage is higher than the voltage sum of $V_{C1}+V_{C2}$, $V_{C3}+V_{C4}$ or $V_{C1}+V_{C4}$.





Fig. 6: Stage 5

III. SIMULATION AND EXPERIMENTAL RESULTS






Fig. 7: Simulation Result: Voltage and Current waveforms without using VFC in the circuit

The waveforms show that during each half cycle, the load draws current in the form of pulses of short time period. It shows a poor power factor. The power factor in this case is 0.4 only.





Fig. 8: Simulation Result: Voltage and Current waveforms after using VFC in the circuit

The simulation results show that after using VFPFC, the current waveform improves and comes nearer to sinusoidal for a better power factor which is attained as 0.75.

Simulation

Hardware




Fig. 9: Input current without VFC waveform




Fig. 10: Input current with VFC waveform




Fig. 11: The experimental setup

IV. CONCLUSION

The main objective of the paper is to analyze the working of valley fill circuit for power factor improvement. The valley fill circuit is analyzed by doing simulation and experimental results. It is evident that power factor is improved from 0.4 to 0.7 by using low cost valley fill circuit.

REFERENCES

- [1] A. Haque, Rahul Sharma, "Design of Optimum Controller for electronic control system of Metal Halide High Intensity Discharge lamps", IEEE student congress of Engineering System, pp. 1-6, 2014.
- [2] Costa, Marco Antonio Dalla; Alvarez, Jose Marcos Alonso; Garcia, Jorge; Kirsten, Andre Luis; Vaquero, David Gacio; "Microcontroller Based High-Power-Factor Electronic Ballast To Supply Metal Halide Lamps," IEEE Transactions On Industrial Electronics, vol.59, no.4, April 2012.
- [3] Ribarich, Thomas J.; Ribarich, John J.; "A New Procedure for High-Frequency Electronic Ballast Design," IEEE Industry Applications Society Annual Meetings, New Orleans, Louisiana, Oct. 1997.
- [4] A. Haque, "Ballast with circuit for detecting and eliminating an arc condition", US Patent, 7183721, 2007.
- [5] Diaz, F.J.; Azcondo, F.J.; Casanueva, R.; Branas, C.; "Microcontroller Software Applied to Electronic Ballast Design," Power Electronics and Applications, 2009. EPE '09. 13th European Conference on, Barcelona, Spain, Sept. 2009.
- [6] A Haque, "Evaluation of Operational Characteristics of Electronics Ballast for Metal Halide HID Lamps" IEEE International Conference Power Electronics, Drives and Energy Systems, pp. 1 -7, 2006.
- [7] Cosby, M.C.; Jr., Nelms, R.M.; "A Resonant Inverter for Electronic Ballast Applications," IEEE Transactions on Industrial Electronics, vol.41, no.4, Aug 1994.
- [8] Rahul Sharma, Ahteshamul Haque, "Simulation and analysis of Power Factor correction in Electric control system for Metal Halide High Intensity Discharge Lamp", International conference on Advances in Electronics and Electric Engineering, pp. 185-192, Vol. 4, 2014.
- [9] Qinghong Yu; Radzinski, C.; Dernovsek, J.; "Adaptive Preheat and Strike of Microcontroller based Ballast," IEEE Industry Applications Conference, Oct. 2004.
- [10] Alonso, J.M.; Villegas, P.J.; Diaz, J.; Blanco, C.; Rico, M.; "A Microcontroller-based Emergency Ballast for Fluorescent Lamps," IEEE Transactions on Industrial Electronics, vol.44, no. 2, Aug. 2002.
- [11] Moo, C.S.; Chen, W.M.; Yen, H.C.; "A Series-Resonant Electronic Ballast for Rapid-Start Fluorescent Lamps with Programmable Starting," Proceedings of the Power Conversion Conference, vol.1, 2002, PCC-Osaka 2002.
- [12] Honbo Ma, Jih Sheng Lai, "A Novel Valley Fill SEPIC derived Power Supply without Electrolytic Capacitors for LED Lighting Application", IEEE Trans on Power Electronics, Vol. 27, No. 26, June 2012.
- [13] D.D.C. Lu, "Analysis of an AC-DC Valley-fill Power Factor Corrector (VF-PFC)", ECTI Transactions on Electrical Engineering, Electronics and Communications, Vol. 5, No. 2, pp. 23-28, August 2007.