IJIRST (International Journal for Innovative Research in Science & Technology)ISSN (online) : 2349-6010

 International Journal for Innovative Research in Science & Technology

Design of D-Flip Flop Using MTCMOS Technique


Print Email Cite
International Journal for Innovative Research in Science & Technology
Volume 1 Issue - 12
Year of Publication : 2015
Authors : M. Sowmya ; A. Divya; D. Sudharsan; Thenmozhi Ramyah

BibTeX:

@article{IJIRSTV1I12048,
     title={Design of D-Flip Flop Using MTCMOS Technique},
     author={M. Sowmya, A. Divya, D. Sudharsan and Thenmozhi Ramyah},
     journal={International Journal for Innovative Research in Science & Technology},
     volume={1},
     number={12},
     pages={141--144},
     year={},
     url={http://www.ijirst.org/articles/IJIRSTV1I12048.pdf},
     publisher={IJIRST (International Journal for Innovative Research in Science & Technology)},
}

Abstract:

CMOS provide low power dissipation, comparatively high speed , high noise margin. D-flip flop is designed using mtcmos technique in which one transistor being clocked by short pulse train which is true single phase clocking (tspc) flip flop . In this paper D-flip flop implemented with mtcmos method is built using tanner eda software and the output is verified. In tanner, schematic diagram is designed in s-edit, truth table is observed on t-edit, the required waveforms are shown in w-edit, layout is specified in L-edit.

Keywords:

TSPC, tanner eda, CMOS, S-edit, T-edit, W-edit, L-edit
Download Article